Filed:

Title:

Inventor(s):

Application No.:

Steven A. Sivier Carl B. Frankel Carl Cavanagh

James P. Freyensee



10/008,643

November 9, 2001

Synchronization of

Distributed Simulation Nodes by Keeping Timestep Schedulers in Lockstep PATENT (5181-98000/P6631)

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

		RECEIVED
Examiner:	Unknown	FEB 2 8 2002
Group/Art Unit:	2123	
Atty. Dkt. No:	5181-98000	Technology Center 210
I hereby certify that this c the United States Postal S class mail in an envelo Patents, Washington, DC 2	Service with sufficient pope addressed to Con-	postage as first nmissioner for
Lawre	ence J. Merkel	
Name of Re	egistered Representative	;
My Signature	211	3/02 Sate

### INFORMATION DISCLOSURE STATEMENT

88888888

Commissioner for Patents Washington, D.C. 20231

Sir:

1.

Applicant requests consideration of  $\boxtimes$  the references listed on the attached Form PTO-1449 and/or  $\boxtimes$  the additional information identified below in paragraph 3. A copy of each reference listed on the Form PTO-1449 is enclosed.

ence lis	sted on the	Form PTO-1449 is enclosed.
Thi	s Informat	ion Disclosure Statement is submitted:
a.		within 3 months of the filing date of a national application other than a continued prosecution application under § 1.53(d);
		within 3 months of the date of entry of the national stage as set forth in § 1.491 in an International application;
		before the mailing date of a first Office Action on the merits; or before the mailing of a first Office Action after the filing of a request for continued examination under § 1.114.
b.		after the events of above paragraph 1a and prior to the mailing date of a final Office Action or Notice of Allowance, and thus:   the certification of paragraph 2 below is provided, or a fee of \$180.00 is enclosed.

	(-	
	c.	after the mailing date of a final Office Action or a Notice of Allowance and prior to payment of the issue fee, and thus: the certification of paragraph 2 below is provided and a fee of \$180.00 is enclosed.
2.	It is he	reby certified:
		that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the Statement, or
		that no item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the person signing the certification after making reasonable inquiry, was known to any individual designated in § 1.56 (c) more than three months prior to the filing of the Statement.
3.	$\boxtimes$	Consideration of the following additional information (including any co-pending or abandoned U.S. applications, prior uses and/or sales, etc.) is requested:
		U.S. Patent Application Serial No. 10/007,816 U.S. Patent Application Serial No. 09/262,575 U.S. Patent Application Serial No. 10/010,572 U.S. Patent Application Serial No. 10,008,271 U.S. Patent Application Serial No. 10,008,271 U.S. Patent Application Serial No. 10/008,255 U.S. Patent Application Serial No. 10/008,155 U.S. Patent Application Serial No. 10/008,270 U.S. Patent Application Serial No. 10/008,270 U.S. Patent Application Serial No. 10/008,270 U.S. Patent Application Serial No. 09/262,545 (5181-96200) U.S. Patent Application Serial No. 09/262,545
4.	For ea	ch non-English language reference listed on the attached Form PTO-1449:
		reference is made to an English language translation submitted herewith, and/or
		reference is made to a foreign patent office search report (in the English language) submitted herewith, and/or
		reference is made to an English language translation of a foreign patent office search report submitted herewith, and/or
		reference is made to the concise explanation contained in the specification of the present application at page(s), and/or
		reference is made to the concise explanation set forth below:
5.		Applicant also offers the following comments for the Examiner's consideration:
б.		Also enclosed is a copy of a foreign search report citing these references.

The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.
 Applicant(s) requests that the Information Disclosure Statement and attached Form PTO-1449 and references, which are being filed before the grant of the patent and pursuant to 37 C.F.R. § 1.97(i), be placed in the file of the captioned application.

If any required fees are missing, the Commissioner is authorized to charge said fees to Conley, Rose & Tayon, P.C. Deposit Account No. 50-1505/5181-98000/LJM.

Respectfully submitted,

Lawrence J. Merkel Reg. No. 41,191

Agent for Applicant(s)

CONLEY, ROSE & TAYON, P.C. P. O. Box 398 Austin, Texas 78767 (512) 476-1400

Date: 2/13/02

FEB 2 5 2002

Page 1 of 3

Form PTO-1449 (modified)

List of Patents and Publications
For Applicant's Information
Disclosure Statement

ATTY. DKT. NO. 5181-98000

APPLICANT: Sivier, et al.

SERIAL NO. 10/008,643

**GROUP: 2123** 

		d sheets if necessary)	FILING DA	TE: November 9, 2001			
		τ	J.S. PATENT	<b>DOCUMENTS</b>			
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	Al	5,812,824	9/22/98	Dearth, et al.			
	A2	5,732,247	3/24/98	Dearth, et al.		RECE	Liès
	A3	5,881,267	3/9/99	Dearth, et al.		RECE	VED
	A4	5,848,236	12/8/98	Dearth, et al.		FEB 2 8	2002
•	A5	6,031,987	2/29/00	Damani, et al.	Tec	hnology Cer	ter 2100
	A6	5,910,903	6/8/99	Feinberg, et al.			
	A7	5,850,345	12/15/98	Son			
	A8	6,053,947	4/25/00	Parson			
	A9	5,870,585	2/9/99	Stapleton			
	A10	5,751,941	5/12/98	Hinds, et al.		***	
	A11	5,634,010	5/27/97	Ciscon, et al.			
	A12	6,117,181	9/12/00	Dearth, et al.			,=
	A13	5,519,848	5/21/96	Wloka, et al.			
	A14	5,442,772	8/15/95	Childs, et al.		·	.,
	A15	5,339,435	8/19/94	Lukin, et al.			
	A16	4,456,994	6/26/84	Segarra			-
	A17	5,625,580	4/29/97	Read, et al.			
	A18	5,715,184	2/3/98	Tyler, et al.			
	A19	5,794,005	8/11/98	Steinman			· ·
	A20	5,907,695	5/25/99	Dearth			
	A21	4,821,173	4/11/89	Young, et al.			
	A22	4,937,173	6/26/90	Kanda, et al.			
	A23	5,185,865	2/9/93	Pugh			
	A24	5,327,361	7/5/94	Long, et al.			
	A25	5,455,928	10/3/95	Herlitz			
	A26	6,345,242	2/5/02	Dearth, et al.			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



# Form PTO-1449 (modified)

List of Patents and Publications
For Applicant's Information
Disclosure Statement

AŢŦY. DKT. NO. 5181-98000

APPLICANT: Sivier, et al.

SERIAL NO. 10/008,643


GROUP: 2123

	sure Statement al sheets if necessary)	FILING DATE: November 9, 2001	
(OSC SCVCI		Including Author, Title, Date, Pertinent Pages	Ftc)
A28	"Rule Base Driven Conver	sion of an Object Oriented Design Structure Into S A.C., IEEE Xplore, appears in Euromicro Confere	tandard Hardware Description
A29		n with Objective VHDL," Putzke, et al., IEEE Xplo ernational Use Forum, 1998, IVC/VIUF, Proceedir	
A30		nterface for VHDL and its Typical Applications," Nonference and VHDL International Use Forum, 1991, 16, 1998, pages 32-38.	
A31		nterface for the Verilog Hardware Description Lang HDL Conference, 1996, Proceedings., 1996 Intern	
A32		nt for HDL Verification," York, et al., IEEE Xplore lings., 1995 International, March 27, 1995, pages 9	
A33	"The PowerPC 603 C++ V Digest of Papters, Feb. 28,	erilog Interface Model," Voith, R.P., IEEE Xplore, 1994, pages 337-340.	, appears in Compcon Spring 94,
A34	"Networked Object Oriento pages.	ed Verification with C++ and Verilog, Dearth, et al	l., IEEE, XP-002144328, 1998, 4
A35	Patent Abstracts of Japan,	publication no. 10326835, published December 8,	1998. RECEIVED
A36	Patent Abstracts of Japan,	publication no. 10049560, published February 20,	1998.
A37	Patent Abstracts of Japan,	publication no. 10340283, published December 22	
A38	Patent Abstracts of Japan,	publication no. 07254008, published October 3, 19	995. Technology Center 2
A39	"Multiprocessing Verilog S Abstract, May 30, 1994, 1	Simulator Exploits the Parallel Nature of HDLs." L page.	isa Maliniak, Electronic Design,
A40	"It's A Multithreaded Worl	d, Part I," Charles J. Northrup, BYTE, May 1992,	7 pages.
A41	"It's a Multithreaded World	i, Part 2," Charles J. Northrup, BYTE, June 1992, 1	pp. 351-356.
A42	"Weaving a Thread," Shash	hi Prasad, BYTE, October 1995, pp. 173-174.	
A43	"Making Sense of Collabor pages.	rative Computing," Mark Gibbs, Network World C	Collaboration, January 10, 1994, 4
A44	"Parallel Logic Simulation September 1994, pp. 255-2	of VLSI Systems," Bailey, et al., ACM Computing	g Surveys, Vol. 26, No. 3,
A45	"Multithreaded Languages IEEE, Vol. 81, No. 2, Febr	for Scientific and Technical Computing," Cherri Muary 1993, pp. 288-304.	M. Pancake, Proceedings of the
A46		rchitecture, SW Environment, Enterprise Server Pro and Frankel, November 9, 2000, 13 pages.	oducts," Purdue EE400

### **EXAMINER:**

#### DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



Form PTO-1449 (modified)

List of Patents and Publications

For Applicant's Information

Disclosure Statement

AFTY. DKT. NO. 5181-98000

APPLICANT: Sivier, et al.

SERIAL NO. 10/008,643

GROUP: 2123

ary) FILING DATE: November 9, 2001

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.  A47 "BNF and EBNF: What Are They And How Do They Work?," Lars Marius Garsho	<del></del>
A47 "BNF and FBNF: What Are They And How Do They Work?" Lars Marius Garsho	1.0 . 1. 10.1000 1
10.	ol, October 12, 1999, pp. 1-
A48 "VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, verification, 2001 Avery Design Systems, Inc., 8 pages.	on, Hardware-Software Co-
A49 "Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999.	, 10 pages.
A50 "IEEE Standard Hardware Description Language Based on the Verilog® Hardware IEEE, December 12, 1995, 8 pages.	Description Language,"
A51 "OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1	
A52 "VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessed 1994, pp. 398-402.	ors," Ososanya, et al., IEEE,
A53 "A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design 7, Issue 3, June 1990, pp. 25-32	& Test of Computers, Vol.
A54 "Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IE. Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.	EE Proceedings, Part E:
	RECEIVED FEB 2 8 2002 Technology Center 2100
	FEB 2 8 2002
	Technology Co.
	Sy Ceiller 2100

**EXAMINER:** 

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.